

XILINX
VIRTEX-7

XILINX
ZYNQ

APISSYS


Radar Emitter-Receiver
Phased-Array Radar Receivers
Conduction Cooled
Wideband communication
and Processing

AV Series

Defense: Electronic Warfare systems, Wide band Radar
Medical Imaging, Digital X-Ray image enhancement
High Energy Physics

OpenVPX

DRFM, 3 Gsps ADC + DAC, Virtex 7
Quad 12-bit 2.5 Gsps ADC, EW-ESM
Three QSFP, >240 Gbps optical fibers
ZYNQ-7045, SBC with FPGA, VPX 3U



PRELIMINARY

AF207

Arbitrary Broadband Signal Generation
L and S bands
Automatic Test Equipment (ATE)

FMC HPC
Dual 14 bit 2.8 Gsps DAC
Conduction or Air-Cooled



ApisSys

AF207

Applications

- Test and Measurement
- Radar Transmitter
- Software Defined Radio

Features

- 2 channels 14-bit, 2.8 Gsps DAC
- External clock and reference input
- Internal low jitter clock generation
- External trigger input and output
- VITA 57 FMC form factor
- Air cooled and Conduction cooled rugged versions
- FPGA firmware cores
- Windows® and Linux® drivers

Overview

The AF207 is part of ApisSys' range of modular IOs solutions based on the VITA 57, FPGA Mezzanine Card standard.

The AF207 provides customers with dual channels 14-bit up to 2.8 Gsps DAC capability, ideally suited for test and measurement, Software Defined Radio or Radar Transmitter applications.

The AF207 DAC channels are AC coupled with an output bandwidth wider than 5 GHz for a full scale signal of -2 dBm (500 mVpp).

The AF207 provides an internal ultra low jitter clock generation and can be used with either an external clock or an external reference for higher flexibility.

The AF207 features an external trigger input and an external trigger output used to synchronize processing with external events.

The AF207 is fully supported on ApisSys 3U VPX FPGA processing engines, making it ideally suited for test and measurement, Software Defined Radio or Ultra Wideband Radar Transmitters applications.

12-bit 3 Gsps Digital-Analog Converter

The AF207 Digital to Analog conversion is performed by two Analog Devices AD9129 14-bit 2.8 Gsps DAC.

The ADC can be used with x2 interpolator for improved performances with 5.6 Gsps DAC update rate.

The AF207 provides two front panel SSMC connectors for the analog output.

The output signals are single ended AC coupled with an output bandwidth from 1 MHz to more than 5 GHz with -2 dBm output level.

Clock

The AF207 provides an internal ultra low jitter clock generator locked on a 100 MHz internal reference.

The AF207 provides a front panel SSMC connector for an external reference from 10 to 100 MHz and a front panel SSMC connector for an external clock input from 500 MHz to 2.8 GHz.

Estimated jitter from the internal clock generation (including 100 MHz reference and clock distribution) is below 200 fs for a 2.8 GHz clock. Added jitter on external clock is lower than 100 fs.

Trigger and Synchronization

The AF207 provides a front panel SSMC connector for an external trigger input and one front panel SSMC connector for an external trigger output.

The trigger input and output signals are buffered with ultrafast PECL buffers.

FMC interface

The AF207 features a VITA 57 – FMC (FPGA Mezzanine Card) compliant slot.

The FMC uses High Pin Count (HPC) interface with 1.8V or 2.5V Vadj.

The FMC MGT interfaces are unused.

Firmware

The AF207 comes with a firmware package which includes VHDL cores allowing control and communication with all AF207 hardware resources.

A base design is provided which demonstrates the use of the AF207 and gives users a starting point for firmware development.

The AF207 firmware package is supported on the Xilinx ISE® 14 design suite and later versions.

The AF207 firmware package has been fully validated on AV103 and other ApisSys FMC carrier products.

Software

The AF207 is delivered with control software for Windows XP and 7, and Linux, compatible with AV103 and other ApisSys FMC carrier products.

An application example is provided as source code.

Ruggedization

The AF207 is delivered in air cooled and conduction cooled standard or rugged versions for use in severe environmental conditions.

Standard VITA 47 supported ruggedization levels are EAC4, EAC6 and ECC3.



Specifications

Analog Outputs

- Output coupling: AC
- Full power bandwidth: > 5.0 GHz
- Full scale : -2 dBm
- Impedance: 50 Ohms
- Connector: SSMC

Digital - Analog Conversion


- Single channel
- Resolution: 14 bit
- Sampling Frequency 500MHz to 2.8 GHz

Sampling Performances

- 2.8 Gsps, Fout: 800 MHz, -1dBFS, baseband:
 - Noise Density: TBD dBm/Hz
 - SFDR: TBD dBc
 - Clock spur: TBD dBc (Fc/2)
- 2.8 Gsps, Fout: 1.6 GHz, -1dBFS, mix-mode:
 - Noise Density: TBD dBm/Hz
 - SFDR: TBD dBc
 - Clock spur: TBD dBc (Fc/2)
 - Clock spur: TBD dBc (Fc)
- 2.8 Gsps, Fout: 2.5 GHz, -1dBFS, mix-mode:
 - Noise Density: TBD dBm/Hz
 - SFDR: TBD dBc

Clock

- Internal low jitter clock:
 - 500 MHz to 2.8 GHz
 - Internal jitter: < 200 fs
- External Input Clock:
 - frequency: 500 MHz to 2.8 GHz
 - Level: 10 dBm to 15 dBm
 - Added jitter (Ext clock) < 100 fs
 - Connector: SSMC, 50 Ohms
- External reference:
 - frequency: 10 MHz to 100 MHz
 - Level: 10 dBm to 15 dBm
 - Connector: SSMC, 50 Ohms



Trigger

- External trigger Input
 - External Input: 0V to 2Vp
 - Connector: SSMC, 50 Ohms
- External Trigger Output
 - External Input: 0V to 2Vp
 - Connector: SSMC

FMC interface

- HPC:
 - LA(0:33): LVDS 1.8V or 2.5V
 - HA(0:23): LVDS 1.8V or 2.5V
 - HB(0:21): LVCMOS 1.8V or 2.5V

Software support

- Software Drivers:
 - Windows 7
 - Linux
- Application example:
 - Windows and Linux

Firmware support

- VHDL cores for all hardware resources
- Base design
- Supported by Xilinx ISE 14 and later

Ruggedization

- As per VITA 47:
 - Air cooled : EAC4 and EAC6
 - Conduction cooled : ECC3

Power dissipation

- +12V: 0.3 A max (4.0W)
- VADJ (1.8V or 2.5V): 0.1 A max (0.3W)
- +3.3V: 1.3 A max (4.2W)
- +3.3VAUX: 0.1 A max (0.4W)

Weight

- Air cooled : 50g
- Conduction cooled : 55g

Ordering information

Part Number

Part Number	AF207	-	rr
Ruggedization level	Air Standard	-	AS
	Air Rugged	-	AR
	Conduction Standard	-	CS



